Paul, Thomas,
What are the constraints for the HDSP 9652's apparent minimum buffer
size of 64 frames? Is it the FPGA? Is it the firmware?
Wolfgang
Received on Fri Apr 15 12:15:07 2005
This archive was generated by hypermail 2.1.8 : Fri Apr 15 2005 - 12:15:07 EEST